

REMARKS

By this Amendment, Applicant cancels claim 16, amends claims 1, 7, 8, 10, 12, 15, 17 and 20, and adds new claim 21.

Accordingly, claims 1-15 and 17-21 remain pending in the application.

Reexamination and reconsideration of this application are respectfully requested in view of the following Remarks.

35 U.S.C. § 112

The Office Action rejects claims 16-18 under 35 U.S.C. § 112.

As a result of this Amendment, claim 16 is cancelled, and Applicant respectfully submits that claims 17-18 satisfy the requirements of 35 U.S.C. § 112.

Accordingly, withdrawal of the rejections based on 35 U.S.C. § 112 is respectfully requested.

35 U.S.C. § 102

The Office Action rejects claims 1, 6-7, 14-15 and 19-20 under 35 U.S.C. § 102 over Yamaguchi U.S. Patent 6,570,425 (“Yamaguchi”).

Applicant respectfully submits that claims 1, 6-7, 14-15 and 19-20 are all patentable over Yamaguchi for at least the following reasons.

Claim 1

Among other things, the circuit of claim 1 includes: (1) a first tap signal generating circuit adapted to receive offset information, and to generate a first tap signal in response to the first and second clock signals and the offset information; and (2) a second tap signal generating circuit adapted to receive offset information, and to generate a second tap signal in response to the first and second clock signals and the offset information.

Applicant respectfully submits that Yamaguchi fails to disclose any circuit including this combination of features.

The Office Action states that the combination of 802-1 and 803-1 represents the first tap generating circuit, and that “the weighted information from the interpolators 802-1 and 802-2” is supposed to correspond to the recited offset information.

However, the combination of 802-1 and 803-1 do not receive “the weighted information from the interpolators 802-1 and 802-2” and therefore do not receive the offset information, as in claim 1. Indeed, the combination of 802-1 and 803-1 also do not generate any signal in response to any “weighted information” from the interpolator 802-2. So, “the weighted information from the interpolators 802-1 and 802-2” cannot correspond to the recited offset information that is received by the first tap signal generating circuit, and in response to which the first tap signal generating circuit generates the first tap signal.

Furthermore, the Office Action states that the combination of 802-2 and 803-2 represents the second tap generating circuit.

However, again, the combination of 802-2 and 803-2 do not receive “the weighted information from the interpolators 802-1 and 802-2” and therefore do not receive the offset information, as in claim 1. Indeed, the combination of 802-2 and 803-2 also do not generate any signal in response to any “weighted information” from the interpolator 802-1. So, “the weighted information from the interpolators 802-1 and 802-2” cannot correspond to the recited offset information that is received by the first tap signal generating circuit, and in response to which the first tap signal generating circuit generates the first tap signal.

Also, claim 1 does not recite any “first offset information” and “second offset information,” and its use of the definite article “the” precludes this possibility. There is only one offset information in claim 1 and that same offset information is used throughout the claim. Accordingly, by its plain language, in claim 1 the first and second tap signal generating circuits receive and use the very same offset information. Meanwhile, in Yamaguchi, the combination of 802-1 and 803-1 uses the weighted information from the interpolator 802-1, while the combination of 802-2 and 803-2

uses only the weighted information from the interpolator 802-2 and does not use the weighted information from the interpolator 802-1. So, again, Yamaguchi does not recite the specific arrangement claimed in claim 1.

Finally, in claim 1, the first delay corresponds to the offset information. However in Yamaguchi, the delay of the combination of 802-1 and 803-1 does not correspond to the weighted information from the interpolator 802-2.

Accordingly, for at least these reasons, Applicant respectfully submits that claim 1 is patentable over Yamaguchi.

Claim 6

Claim 6 depends from claim 1 and is deemed patentable for at least the reasons set forth above with respect to claim 1.

Claim 7

Among other things, the circuit of claim 7 includes a second tap signal generating circuit adapted to generate a second tap signal in response to the first and second clock signals and an offset value, wherein the second tap signal is delayed with respect to a first tap signal by a first delay corresponding to the offset value.

The specification describes, for example at paragraphs [00042] and [00055] that the offset value may be 1, or 2, etc.

Applicant respectfully submits that Yamaguchi fails to disclose any circuit including this combination of features. Specifically, “the weighted information from the interpolators 802-1 and 802-2” is not an offset value.

Accordingly, for at least these reasons, Applicant respectfully submits that claim 7 is patentable over Yamaguchi.

Claim 14

Claim 14 depends from claim 7 and is deemed patentable for at least the reasons set forth above with respect to claim 7.

Claim 15

Among other things, the method of claim 15 includes: (1) receiving offset information, and generating a first tap signal in response to the offset information,

wherein the first tap signal is delayed with respect to the first clock signal by a first delay corresponding to the offset information; and (2) receiving the offset information and generating a second tap signal in response to the offset information, wherein the second tap signal is delayed with respect to the first clock signal by the first delay and a second delay added to the first delay, wherein the second delay corresponds to the offset information.

Applicant respectfully submits that Yamaguchi fails to disclose any method including this combination of features.

As explained above with respect to claim 1, the combination of 802-1 and 803-1 do not receive “the weighted information from the interpolators 802-1 and 802-2” and therefore do not receive the offset information, as in claim 1. Indeed, the combination of 802-1 and 803-1 also do not generate any signal in response to any “weighted information” from the interpolator 802-2. So, “the weighted information from the interpolators 802-1 and 802-2” cannot correspond to the recited offset information that is received by the first tap signal generating circuit, and in response to which the first tap signal generating circuit generates the first tap signal.

Furthermore, the combination of 802-2 and 803-2 do not receive “the weighted information from the interpolators 802-1 and 802-2” and therefore do not receive the offset information, as in claim 1. Indeed, the combination of 802-2 and 803-2 also do not generate any signal in response to any “weighted information” from the interpolator 802-1. So, “the weighted information from the interpolators 802-1 and 802-2” cannot correspond to the recited offset information that is received by the first tap signal generating circuit, and in response to which the first tap signal generating circuit generates the first tap signal.

Finally, in claim 15, the first delay corresponds to the offset information. However in Yamaguchi, the delay of the combination of 802-1 and 803-1 does not correspond to the weighted information from the interpolator 802-2.

Accordingly, for at least these reasons, Applicant respectfully submits that claim 15 is patentable over Yamaguchi.

Claim 19

Claim 19 depends from claim 15 and is deemed patentable for at least the reasons set forth above with respect to claim 15.

Claim 20

Among other things, the method of claim 20 includes generating a second tap signal in response to the first and second clock signals and an offset value, wherein the second tap signal is delayed with respect to the first clock signal by a first delay corresponding to the offset value.

Applicant respectfully submits that Yamaguchi fails to disclose any method including this combination of features. Specifically, “the weighted information from the interpolators 802-1 and 802-2” is not an offset value.

Accordingly, for at least these reasons, Applicant respectfully submits that claim 20 is patentable over Yamaguchi.

NEW CLAIM 21

New claim 21 depends from claim 20 and is deemed patentable for at least the reasons set forth above with respect to claim 20. Furthermore, the method of claim 21 includes receiving the offset value input by a user. Such a feature is disclosed, for example, at paragraph [00038]. Yamaguchi fails to disclose any method including such a feature.

Accordingly, for at least this additional reason Applicant respectfully submits that claim 21 is patentable over Yamaguchi.

CONCLUSION

In view of the foregoing explanations, Applicant respectfully requests that the Examiner reconsider and reexamine the present application, allow claims 1-15 and 17-21, and pass the application to issue. In the event that there are any outstanding matters remaining in the present application, the Examiner is invited to contact Kenneth D. Springer (Reg. No. 39,843) at (703) 715-0870 to discuss these matters.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies to charge payment or credit any overpayment to Deposit Account No. 50-0238 for any additional fees required under 37 C.F.R. § 1.16 or under 37 C.F.R. § 1.17, particularly extension of time fees.

Respectfully submitted,

VOLENTINE FRANCOS & WHITT, P.L.L.C.

Date: March 4, 2005

By:



Kenneth D. Springer
Registration No. 39,843

VOLENTINE FRANCOS & WHITT, P.L.L.C.
One Freedom Square
Suite 1260
11951 Freedom Drive
Reston, Virginia 20190
Telephone No.: (703) 715-0870
Facsimile No.: (703) 715-0877

AMENDMENTS TO THE DRAWINGS

The attached sheet of drawings includes changes to FIG. 1. This sheet replaces the original sheet including FIG. 1. FIG. 1 has been revised to indicate that it shows Prior Art.

Attachments: Replacement Sheet
Annotated Sheet Showing Changes




FIG. 1 (PRIOR ART)

